A Memory Efficient -Fully Parallel QC-LDPC Encoder

نویسنده

  • Vishnu Nampoothiri
چکیده

Low-Density Parity Check codes are a special class of linear block codes widely used in communication and disk storage systems, due to their Shannon limit approaching performance and their favourable structure. A special class of LDPC codes, called QC-LDPC codes, allows for efficient hardware implementations of encoding and decoding algorithms by exploiting the structure of the Parity Check Matrix (PCM), which is composed of circulant permutation matrices. These codes have encoding advantage over other types of LDPC codes. In this paper an efficient QC-LDPC encoder and decoder are developed. Belief propagation algorithm is used for decoding .Overall system is developed in Matlab and performances are compared for different rates. This work also introduces a memory efficient high throughput VHDL implementation for the encoder. Due to their error correction strength, QC-LDPC codes have been recently adopted in several industrial standards such as wireless local area networks (Wi-Fi, IEEE802.11 n, ac, and ad) and Digital Video BroadcastingSatelliteSecond Generation (DVB-S2).

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Encoding Schemes for Memory Efficient Quasi Cyclic Low Density Parity Check Codes

Low Density Parity Check (LDPC) codes have attracted current researchers due to their excellent performance and capability of parallel decoding. One major criticism concerning LDPC codes has been their apparent high encoding complexity and memory inefficient nature due to large parity check matrix. This led the researchers to move into a memory efficient LDPC called Quasi-Cyclic (QC)-LDPC which...

متن کامل

QC-LDPC Encoder Structure for IEEE 802.16e/802.11n Standard

Due to the popularity of LDPC (Low Density Parity Codes) in modern communication systems, there is a growing need of LDPC encoder with a faster encoding speed and more application compatibility. In this paper, an efficient QC-LDPC encoder architecture is proposed, which is suitable for both IEEE 802.16e standard and IEEE 802.11n standard. Owing to the special structure of multi-diagonal parity ...

متن کامل

Reduced Complexity Quasi-cyclic Ldpc Encoder for Ieee 802.11n

In this paper, we present a low complexity Quasi-cyclic -low-density-parity-check (QC-LDPC) encoder hardware based on Richardson and Urbanke lowertriangular algorithm for IEEE 802.11n wireless LAN Standard for 648 block length and 1/2 code rate. The LDPC encoder hardware implementation works at 301.433MHz and it can process 12.12 Gbps throughput. We apply the concept of multiplication by consta...

متن کامل

Practical Encoder and Decoder for Power Constrained QC-LDPC lattices

LDPC lattices were the first family of lattices that equipped with iterative decoding algorithms under which they perform very well in high dimensions. In this paper, we introduce quasi cyclic low density parity check (QC-LDPC) lattices as a special case of LDPC lattices with one binary QC-LDPC code as their underlying code. These lattices are obtained from Construction A of lattices providing ...

متن کامل

Analysis of Minimal LDPC Decoder System on a Chip Implementation

This paper presents a practical method of potential replacement of several different Quasi-Cyclic LowDensity Parity-Check (QC-LDPC) codes with one, with the intention of saving as much memory as required to implement the LDPC encoder and decoder in a memory-constrained System on a Chip (SoC). The presented method requires only a very small modification of the existing encoder and decoder, makin...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015